This project provides an automatic tool that generates vhdl code of SDF FFTs whose sizes is a product of powers of 2, 3 and 5.